

Document details

< Back to results | 1 of 1

Export Download Print E-mail Save to PDF Add to List More... >

Journal of Engineering Science and Technology
Volume 9, Issue 6, 1 December 2014, Pages 761-773

Open Access

Design of a low latency asynchronous adder using early completion detection (Article)

Lai, K.K.^a, Chung, E.C.Y.^a, Lu, S.-L.L.^b, Quigley, S.F.^c

^aSchool of Engineering, Taylor's University, 1 Jalan Taylor's, Subang Jaya, Selangor, Malaysia

^bIntel Corporation, Hillsboro, OR, United States

^cSchool of Electronic, Electrical and Computer Engineering, University of Birmingham, Edgbaston, Birmingham, United Kingdom

Abstract

View references (7)

A new method for designing completion detection for asynchronous adders is introduced. The new completion detection is based on the property of a carrymerge tree for parallel-prefix adders where a generate bit at one level will have the same value as that in the previous level if there is no carry into the sequence of bits. This method has the advantages of a bundled data approach, allowing the use of single-rail completion detection design methodology, yet it allows the detection of early completion with very minimal gate count overhead. An alternative to "speculative completion," this method has approximately 10% improvement in performance at the costs of a 4% increase in area and a negligible increase in power consumption for Hybrid Skalansky Carry-Select and self-timed Kogge-Stone parallel prefix adders. © School of Engineering, Taylor's University.

Author keywords

Completion detection Parallel prefix adder

ISSN: 18234690
Source Type: Journal
Original language: English

Document Type: Article
Publisher: Taylor's University

References (7)

View in search results format >

All Export Print E-mail Save to PDF Create bibliography

1 Nowick, S.M.
Design of a low-latency asynchronous adder using speculative completion
(1996) *IEE Proceedings: Computers and Digital Techniques*, 143 (5), pp. 301-306. Cited 53 times.
View at Publisher

2 Nowick, Steven M., Yun, Kenneth Y., Beerel, Peter A., Dooply, Ayooob E.
Speculative completion for the design of high-performance asynchronous dynamic adders
(1997) *Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems*, pp. 210-223. Cited 52 times.
View at Publisher

Metrics

0 Citations in Scopus
0 Field-Weighted Citation Impact



PlumX Metrics
Usage, Captures, Mentions, Social Media and Citations beyond Scopus.

Cited by 0 documents

Inform me when this document is cited in Scopus:

Set citation alert > Set citation feed >

Related documents

- A low energy dual-mode adder
Wimer, S. , Albeck, A. , Koren, I. (2014) *Computers and Electrical Engineering*
- Arithmetic data value speculation
Kelly, D.R. , Phillips, B.J. (2005) *Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)*
- Variable-latency signed addition on FPGAs
Cilardo, A. (2015) *25th International Conference on Field Programmable Logic and Applications, FPL 2015*

View all related documents based on references

Find more related documents in Scopus based on:

Authors > Keywords >